We have a good talented pool of VLSI Design & Verification Engineers who are competent in delivering wide range of RTL/IP/FPGA based Designs & SOC/UVM/System Level Verification. In the Semiconductor domain, we could take on any challenges.
The functional verification domain involves usage of Constrained Randomization technique, Coverage driven verification, Assertions, Verification using System Verilog and methodologies like UVM. Verification services can be provided in IP development and SOC verification. Following are the core areas of our expertise
The functional level verification services involve expertise in the following Languages/Technologies
We have experience in handling RTL Design related activities like
We offer Quality Assurance, Test-Case development and Automation services
AHB is a new generation of AMBA bus which is intended to address the requirements of high-performance synthesizable designs. It is a high-performance system bus that supports multiple bus masters and provides high-bandwidth operation. AMBA AHB features required for high-performance, high clock frequency systems includes
|Advanced System Bus (ASB)||Advanced Peripheral Bus (APB)|
|- High performance||- low power|
|- Pipelined operation||- latched address and control|
|- Burst transfer||- simple interface|
|- Multiple bus masters||- suitable for many peripherals|
The Architecture contains 6 main modules for proper functioning of controller.
I2C is a serial protocol for two-wire interface. The I2C-bus supports any IC fabrication process (NMOS, CMOS, bipolar). Two wires, serial data (SDA) and serial clock (SCL), carry information between the devices connected to the bus
Note: Click on the linked heading text to expand or collapse panels.